Field-Programmable Gate Array (FPGA) Controller Tender, USA - 123405465

Procurement Summary

Country: USA

Summary: Field-Programmable Gate Array (FPGA) Controller

Deadline: 31 Jul 2025

Other Information

Notice Type: Tender

TOT Ref.No.: 123405465

Document Ref. No.: NIST-MML-SS30

Financier: Self Financed

Purchaser Ownership: Public

Tender Value: Refer Document

Purchaser's Detail

Name: Login to see tender_details

Address: Login to see tender_details

Email: Login to see tender_details

Login to see details

Tender Details

Description

Contracting Office Address

National Institute of Standards and Technology (NIST),

Acquisition Management Division,

100 Bureau Drive, Mail Stop 1640,

Gaithersburg, MD, 20899-1640

This is a Sources Sought Notice ONLY. Requests for copies of a solicitation will not receive a response.

This Notice is for planning purposes only and is not a Request for Proposal or Request for Quotation or an obligation on the part of the National Institute of Standards and Technology (NIST) for conducting a follow-on acquisition. NIST does not intend to award a contract on the basis of this Notice or otherwise pay for the information requested. No entitlement or payment of direct or indirect costs or charges by NIST will arise as a result of submission of responses to this Notice and NIST use of such information. NIST recognizes that proprietary components, interfaces and equipment, and clearly mark restricted or proprietary components, interfaces and equipment, and clearly mark restricted or proprietary data and present it as an addendum to the non-restricted/non-proprietary information. In the absence of such identification, NIST will assume to have unlimited rights to all technical data in the information paper.

NO SOLICITATION DOCUMENTS ExIST AT THIS TIME.

Minimum Requirement:

NIST is seeking information on contractors who can provide the following:

The Contractor shall provide a one Field-programmable Gate Array (FPGA) Controller meeting the following requirements:

Function generator with input and output from DC to 500 MHz Output voltage of at least +-5 V Native PID controller with minimum 4 channels, 16-bit DAC resolution, and programmable PID parameters Native Pound-Drever-Hall type locking ability Minimum of four (4) BNC or SMA type ports for both input and output Allow for external 10 MHz reference signal in and out Contain integrated Spectrum Analyzer and Phasemeter for signal analysis Minimum of four simultaneously...
Active Contract Opportunity
Notice ID : NIST-MML-SS30
Related Notice
Department/Ind. Agency : COMMERCE, DEPARTMENT OF
Sub-tier : NATIONAL INSTITUTE OF STANDARDS AND TECHNOLOGY
Office: DEPT OF COMMERCE NIST
General Information
Contract Opportunity Type: Sources Sought (Original)
Original Published Date: Jul 25, 2025 10:26 am EDT
Original Response Date: Jul 31, 2025 04:00 pm EDT
Inactive Policy: Manual
Original Inactive Date: Aug 01, 2025
Initiative: None

Classification
Original Set Aside: No Set aside used
Product Service Code: 6640 - LABORATORY EQUIPMENT AND SUPPLIES
NAICS Code: 334515 - Instrument Manufacturing for Measuring and Testing Electricity and Electrical Signals

Place of Performance: Gaithersburg, MD 20899 USA

Documents

 Tender Notice

NIST-MML-25-SS30-FPGA-Controller.pdf